## General Description

The AAT1142 SwitchReg is a dynamically programmable 2.2 MHz step-down converter with an input voltage range of 2.7 V to 5.5 V and output from 0.6 V to 2.0 V . Its low supply current, high level of integration, and small footprint make the AAT1142 the ideal choice for microprocessor core power in systems such as smartphones.

The 2.2 MHz switching frequency allows the use of a small external inductor and capacitors. Peak current mode control and internal compensation provide stable operation and fast voltage response without over/undershoot or ringing.

The AAT1142 delivers up to 800 mA of output current while consuming $35 \mu \mathrm{~A}$ of typical no load quiescent current. Dynamic Voltage Management is provided through $\mathrm{I}^{2} \mathrm{C}$ or AnalogicTech's $\mathrm{S}^{2}$ Cwire ${ }^{\mathrm{TM}}$ (Simple Serial Control ${ }^{\text {TM }}$ ) single wire interface. The user can program the output from 0.6 V to 2.0 V in 50 mV steps.
The AAT1142 optimizes power efficiency throughout the load range via PWM/PFM mode. Pulling the MODE/SYNC pin high enables PWM Only mode, maintaining constant frequency and low noise across the operating range. Alternatively, the converter may be synchronized to an external clock input via the MODE/SYNC pin. Overtemperature and short-circuit protection safeguard the AAT1142 and system components from damage.
The AAT1142 is available in a Pb-free, space-saving $2.85 \times 3.0 \times 1.0 \mathrm{~mm}$ TSOPJW-12 package or a Pb -free, lowprofile $3 \times 3 \times 0.8 \mathrm{~mm}$ TDFN33-12 package. The device is rated over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Features

- $\mathrm{V}_{\mathrm{IN}}$ Range: 2.7 V to 5.5 V
- $\mathrm{V}_{\text {out }}$ Programmable Range: 0.6 V to 2.0 V
- Dynamic Voltage Management:
- 50mV Output Resolution
- Fast, Stable Response
- Serial Control Options:
- I ${ }^{2} \mathrm{C}$ Two-Wire Interface
- $\mathrm{S}^{2}$ Cwire Single-Wire Interface
- 800mA Output Current
- Up to $93 \%$ Efficiency
- Line, Load Regulation Less Than $\pm 0.5 \%$
- 2.2 MHz Switching Frequency
- Ultra-Small External Filter
- Low $35 \mu \mathrm{~A}$ No Load Quiescent Current
- 100\% Duty Cycle Low Dropout Operation
- Internal Soft Start
- Over-Temperature Protection
- Current Limit Protection
- Multi-Function MODE/SYNC Pin:
- PFM/PWM for High Efficiency
- PWM Only for Low Noise
- Clock Input to Synchronize to System Clock
- TSOPJW-12 or TDFN33-12 Package
- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Applications

- Camcorders
- Cellular Phones and Smartphones
- Digital Still Cameras
- Handheld Instruments
- Microprocessor / DSP Core
- MP3, Portable Music, and Portable Media Players
- PDAs and Handheld Computers


## Typical Application



## Pin Descriptions

| Pin Number |  | Symbol | Function |
| :---: | :---: | :---: | :---: |
| TSOPJW-12 | TDFN33-12 |  |  |
| 1 | 12 | LX | Connect the output inductor to this pin. The switching node is internally connected to the drain of both high- and low-side MOSFETs. |
| 2 | 11 | PGND | Main power ground return pin. Connect to the output and input capacitor return. |
| 3 | 10 | MODE/SYNC | Connect to ground for PFM/PWM mode and optimized efficiency throughout the load range. Connect to high for low noise PWM Only operation under all operating conditions. Connect to an external clock for synchronization (PWM Only). |
| 4 | 9 | SDA | $\mathrm{I}^{2} \mathrm{C}$ control pin: Data input. |
| 5 | 8 | SCL | $\mathrm{I}^{2} \mathrm{C}$ control pin: Clock input. |
| 6 | 7 | EN/SET | $\mathrm{I}^{2} \mathrm{C}$ enable pin. Pull high to enable the AAT1142; pull low to disable the AAT1142. Also serves as $\mathrm{S}^{2} \mathrm{C}$ wire input for programmable output voltages. |
| 7 | 6 | FB | Feedback input pin. This pin is connected directly to the converter output for programmable output. |
| 8, 9, 10, 11 | 4, 5 | AGND | Ground connection pin. |
| $12^{1}$ | 3 | VIN | Input voltage for the converter. |
| $12^{1}$ | 1 | PVIN | Input voltage for the power switches. |
| n/a | 2 | N/C | Not connected. |
| n/a | EP |  | Exposed paddle (bottom); connect to ground as closely as possible to the device. |

## Pin Configuration

TSOPJW-12 (Top View)


TDFN33-12
(Top View)

[^0]
## Absolute Maximum Ratings ${ }^{1}$

| Symbol | Description | Value | Units |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}, \mathrm{PV}_{\text {IN }}$ | Input Voltage and Input Power to GND | 6.0 | V |
| VLX | LX to GND | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{V}_{\text {FB }}$ | FB to GND | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{V}_{\text {SDA/SCL }}$ | SDA/SCL to GND | -0.3 to 6.0 | V |
| $\mathrm{V}_{\text {MODE/SYNC }}, \mathrm{V}_{\text {EN/SET }}$ | MODE/SYNC and EN/SET to GND | -0.3 to 6.0 | V |
| $\mathrm{T}_{\text {J }}$ | Operating Junction Temperature Range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {LEAD }}$ | Maximum Soldering Temperature (at leads, 10 sec ) | 300 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Information ${ }^{2}$

| Symbol | Description |  | Value | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum Power Dissipation | TSOPJW-12 ${ }^{3}$ | 625 | mW |
|  |  | TDFN33-124 | 2.0 | W |
| $\theta_{\text {JA }}$ | Thermal Resistance | TSOPJW-12 | 160 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | TDFN33-12 | 50 |  |

[^1]
## Electrical Characteristics ${ }^{1}$

$\mathrm{L}=2.2 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Step-Down Converter |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage |  | 2.7 |  | 5.5 | V |
| $\mathrm{V}_{\text {uvio }}$ | UVLO Threshold | $\mathrm{V}_{\text {IN }}$ Rising |  |  | 2.7 | V |
|  |  | Hysteresis |  | 250 |  | mV |
|  |  | $\mathrm{V}_{\text {IN }}$ Falling | 2.0 |  |  | V |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Tolerance | $\mathrm{I}_{\text {Out }}=0 \mathrm{~mA}$ to $800 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to 5.5 V | -3.0 |  | 3.0 | \% |
| $V_{\text {Out }}$ | $V_{\text {Out }}$ Programmable Range |  | 0.6 |  | 2.0 | V |
| $\mathrm{V}_{\text {SLEW }}$ | Output Voltage Programming Slew Rate | $\mathrm{C}_{\text {OUt }}=10 \mu \mathrm{~F}$ |  | 10 |  | $\mathrm{mV} / \mathrm{\mu s}$ |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | No Load |  | 35 | 70 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SHDN }}$ | Shutdown Current | EN/SET = AGND = PGND |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIM }}$ | P-Channel Current Limit |  |  | 1.0 |  | A |
| $\mathrm{R}_{\mathrm{DS}(\text { ON)H }}$ | High Side Switch On Resistance |  |  | 0.29 |  | $\Omega$ |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Low Side Switch On Resistance |  |  | 0.24 |  | $\Omega$ |
| $\mathrm{I}_{\text {LXLEAK }}$ | LX Leakage Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LX}}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {IN }}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\begin{gathered} \Delta \mathrm{V}_{\text {OUT }} / \\ \mathrm{V}_{\text {OUT }}^{*} \Delta \mathrm{~V}_{\text {IN }} \end{gathered}$ | Line Regulation | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to 5.5 V |  | 0.2 |  | \%/V |
| $\mathrm{R}_{\text {Out }}$ | Output Impedance |  | 250 |  |  | $\mathrm{k} \Omega$ |
| $\mathrm{T}_{\text {S }}$ | Start-Up Time | From Enable to Output Regulation |  | 100 |  | $\mu \mathrm{s}$ |
| $\mathrm{F}_{\text {Osc }}$ | Oscillator Frequency |  |  | 2.2 |  | MHz |
| $\mathrm{F}_{\text {SYNC }}$ | SYNC Frequency Range |  | 1.0 |  | 3.0 | MHz |
| $\mathrm{T}_{\text {SD }}$ | Over-Temperature Shutdown Threshold |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {HYS }}$ | Over-Temperature Shutdown Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| EN/SET and MODE/SYNC |  |  |  |  |  |  |
| $\mathrm{V}_{\text {EN/SET(L) }}$ | Enable Threshold Low |  |  |  | 0.6 | V |
| $\mathrm{V}_{\text {EN/SET(H) }}$ | Enable Threshold High |  | 1.4 |  |  | V |
| $\mathrm{T}_{\text {EN/SET(L) }}$ | EN/SET Low Time | $\mathrm{V}_{\text {EN/SET }}<0.6 \mathrm{~V}$ | 0.3 |  | 75 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {EN/SET(H) }}$ | EN/SET High Time | $\mathrm{V}_{\text {EN/SET }}>1.4 \mathrm{~V}$ |  | 50 | 75 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {OFF }}$ | EN/SET Timeout | $\mathrm{V}_{\text {EN/SET }}<0.6 \mathrm{~V}$ |  |  | 500 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {Latch }}$ | EN/SET Latch Timeout | $\mathrm{V}_{\text {EN/SET }}>1.4 \mathrm{~V}$ |  |  | 500 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {EN/SET }}$ | Input Low Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {FB }}=5.5 \mathrm{~V}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {mode/Sync(L) }}$ | Enable Threshold Low |  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}} \cdot \\ 0.4 \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\text {MODE/SYNC(H) }}$ | Enable Threshold High |  | $\begin{gathered} \mathrm{V}_{\mathrm{IN}} \cdot \\ 0.7 \end{gathered}$ |  |  | V |
| $\mathrm{I}_{\text {MODE/SYNC }}$ | Input Low Current |  | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |

[^2]
## Characteristics of SDA and SCL Bus Lines

| Parameter | Symbol | Standard Mode |  | Fast Mode |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| SCL Clock Frequency Hold Time for START Condition; After this Period, the First Clock Pulse is Generated | $\mathrm{f}_{\text {SCL }}$ |  | 100 |  | 400 | kHz |
|  | $\mathrm{t}_{\text {HD; }}$ STA | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| LOW Period of the SCL Clock | $\mathrm{t}_{\text {Low }}$ | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| HIGH Period of the SCL Clock | $\mathrm{t}_{\mathrm{HIGH}}$ | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Set-up Time for a Repeated START Condition | $\mathrm{t}_{\text {Su; }}$ STA | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Data in Hold Time | $\mathrm{t}_{\text {HD; }{ }_{\text {dat }}}$ | 0 | 3.45 | 0 | 0.9 | $\mu \mathrm{s}$ |
| Data in Set-Up Time | $\mathrm{t}_{\text {SU; }{ }^{\text {dat }}}$ | 350 |  | 350 |  | ns |
| Set-Up Time for STOP Condition | $\mathrm{t}_{\text {su; }}$ STo | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Bus Free Time Between a STOP and START Condition | $\mathrm{t}_{\text {BUF }}$ | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| Input Low Level | $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\text {IN }} \cdot 0.3$ |  | $\mathrm{V}_{\text {IN }} \cdot 0.3$ | V |
| Input High Level | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IN }} \cdot 0.7$ |  | $\mathrm{V}_{\text {IN }} \cdot 0.7$ |  | V |

## Typical Characteristics



## Typical Characteristics



Soft Start
$\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}\right.$; $\left.\mathrm{I}_{\text {OUT }}=800 \mathrm{~mA}\right)$


Output Voltage Accuracy vs. Temperature $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}\right)$


DC Regulation
$\left(\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}\right.$ )


Line Regulation
( $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$ )


Switching Frequency vs. Temperature $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}\right)$


## Typical Characteristics

P-Channel $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. Input Voltage


Load Transient Response
$\left(10 \mathrm{~mA}\right.$ to $400 \mathrm{~mA} ; \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$ )


No Load Quiescent Current vs. Input Voltage
( $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


## N -Channel $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. Input Voltage



Load Transient Response ( 400 mA to $800 \mathrm{~mA} ; \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {out }}=1.0 \mathrm{~V}$ )


$$
\begin{gathered}
\text { Line Response } \\
\left(\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=650 \mathrm{~mA}\right)
\end{gathered}
$$



## Typical Characteristics

Output Ripple
$\left(V_{\text {IN }}=4.2 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}\right.$; No Load $)$



Output Ripple
$\left(\mathrm{V}_{\text {IN }}=4.2 \mathrm{~V}\right.$; $\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}$; $\left.\mathrm{I}_{\text {OUT }}=650 \mathrm{~mA}\right)$



## Functional Block Diagram



## Functional Description

The AAT1142 is a high performance, 800 mA step-down converter with an input voltage range from 2.7 V to 5.5 V . The AAT1142 uses Dynamic Voltage Management, which allows the system host to quickly set the output voltage through the integrated $\mathrm{I}^{2} \mathrm{C}$ or $\mathrm{S}^{2} \mathrm{C}$ wire interface. Through this interface, the host can change the output voltage to track processor idle and active states, greatly extending battery life without degrading system performance. $\mathrm{I}^{2} \mathrm{C}$ provides an industry-standard, dual-line interface, while $\mathrm{S}^{2}$ Cwire provides a single-line, high-speed serial interface.
The 2.2 MHz switching frequency allows the use of small external components. Only three external components
are needed to program the output from 0.6 V to 2.0 V . Typically, one $4.7 \mu \mathrm{~F}$ capacitor, one $10 \mu \mathrm{~F}$ capacitor, and one $2.2 \mu \mathrm{H}$ inductor are required.

The integrated low-loss MOSFET switches provide up to $93 \%$ efficiency. PFM operation maintains high efficiency under light load conditions (typically $<50 \mathrm{~mA}$ ). Pulling the MODE/SYNC pin high allows optional PWM Only low noise mode. This maintains constant frequency and low output ripple across all load conditions. Alternatively, the IC can be synchronized to an external clock via the MODE/SYNC input. External synchronization can be maintained between 1 MHz and 3 MHz .

At low input voltages, the converter dynamically adjusts the operating frequency prior to dropout to maintain the required duty cycle and provide accurate output regula-
tion. Output regulation is maintained until the dropout voltage, or minimum input voltage, is reached.

The AAT1142 achieves better than $\pm 0.5 \%$ output regulation across the input voltage and output load range. Maximum continuous load is 800 mA . A current limit of 1A (typical) protects the IC and system components from short-circuit damage. Typical no load quiescent current is $35 \mu \mathrm{~A}$.
Thermal protection completely disables switching when the maximum junction temperature is detected. The junction over-temperature threshold is $140^{\circ} \mathrm{C}$ with $15^{\circ} \mathrm{C}$ of hysteresis. Once an over-temperature or over-current fault condition is removed, the output voltage automatically recovers.

Peak current mode control and optimized internal compensation provide high loop bandwidth and excellent response to input voltage and fast load transient events. The output voltage is stable across all operating conditions, ensuring fast transitions with no overshoot or ringing. Soft start eliminates output voltage overshoot when the enable or the input voltage is applied. Under-voltage lockout prevents spurious start-up events.

## Control Loop

The AAT1142 is a peak current mode step-down converter. The current through the P-channel MOSFET (high side) is sensed for current loop control, as well as shortcircuit and overload protection. A fixed slope compensation signal is added to the sensed current to maintain stability for duty cycles greater than $50 \%$. The peak current mode loop appears as a voltage-programmed current source in parallel with the output capacitor.

The output of the voltage error amplifier programs the current mode loop for the necessary peak switch current to force a constant output voltage for all load and line conditions. Internal loop compensation terminates the transconductance voltage error amplifier output. Loop
stability and fast transient response are maintained across the entire input and output voltage range with a small $2.2 \mu \mathrm{H}$ output inductor and $10 \mu \mathrm{~F}$ output capacitor.

## Soft Start/Enable

Soft start limits the current surge seen at the input and eliminates output voltage overshoot. When pulled low, the enable input forces the AAT1142 into a low-power, non-switching state. The total input current during shutdown is less than $1 \mu \mathrm{~A}$. The turn-on time from EN to output regulation is $100 \mu \mathrm{~s}$ (typical).

Alternatively, the EN/SET pin serves as the input for $\mathrm{S}^{2} \mathrm{C}$ wire single line control. Details of $\mathrm{S}^{2} \mathrm{C}$ wire operation and timing diagrams are provided in the Applications Information section of this datasheet.

## Current Limit and Over-Temperature Protection

Switching is terminated after entering current limit for a series of pulses to minimize power dissipation and stresses under overload and short-circuit conditions. Switching is terminated for seven consecutive clock cycles after a current limit has been sensed for a series of four consecutive clock cycles.

Thermal protection completely disables switching when internal dissipation becomes excessive. The junction over-temperature threshold is $140^{\circ} \mathrm{C}$ with $15^{\circ} \mathrm{C}$ of hysteresis. Once an over-temperature or over-current fault condition is removed, the output voltage automatically recovers.

## Under-Voltage Lockout

Internal bias of all circuits is controlled via the VIN input. Under-voltage lockout (UVLO) guarantees sufficient $\mathrm{V}_{\text {IN }}$ bias and proper operation of all internal circuitry prior to activation.


Figure 1: AAT1142 Evaluation Board Schematic.

## Applications Information

The AAT1142 output voltage may be programmed from 0.6 V to 2.0 V through $\mathrm{I}^{2} \mathrm{C}$ or $\mathrm{S}^{2} \mathrm{C}$ wire serial interface. When using $\mathrm{I}^{2} \mathrm{C}$ or $\mathrm{S}^{2} \mathrm{C}$ wire, the output voltage can be programmed across the entire output voltage range or in increments as small as $\pm 50 \mathrm{mV}$ (see Figure 2).

## $\mathbf{I}^{2} \mathbf{C}$ Serial Interface

The AAT1142 is compatible with the $\mathrm{I}^{2} \mathrm{C}$ interface, which is a widely used two-line serial interface. The $\mathrm{I}^{2} \mathrm{C}$ twowire communications bus consists of SDA and SCL lines. SDA provides data, while SCL provides clock input. SDA data consists of an address bit sequence followed by a data bit sequence. SDA data transfer is synchronized to SCL rising clock edges.
When using the $I^{2} \mathrm{C}$ interface, EN/SET is pulled high to enable the output or low to disable the output. To ensure a disable event, the EN/SET pulse width must be greater than the latch time ( $500 \mu \mathrm{~s}$ maximum).
The $\mathrm{I}^{2} \mathrm{C}$ serial interface requires a master to initiate all the communications with slave devices. The $\mathrm{I}^{2} \mathrm{C}$ protocol is a bidirectional bus allowing both read and write actions to take place; while the AAT1142 is a slave device and only supports the write protocol.

The AAT1142 is a receiver-only (or write-only) slave device and the Read / Write (R/W) bit is set low. The AAT1142 address is preset to $0 \times 14$ (Hex).

## I ${ }^{2}$ C START and STOP Conditions

START and STOP conditions are initialized by the $\mathrm{I}^{2} \mathrm{C}$ bus master. The master determines the START (beginning) and STOP (end) of a transfer with the slave device. Prior to initiating a START or after STOP, both the SDA and SCL lines are in bus-free mode. Bus-free mode is when SDA and SCL are both in the high state (see Figure 3).

## I $^{2} \mathbf{C}$ Address Bit Map

Figure 4 illustrates the address bit map format. The 7-bit address is sent with the Most Significant Bit (MSB) first and is valid when SCL is high. This is followed by the R/W bit in the Least Significant Bit (LSB) location. The R/W bit determines the direction of the transfer (' 1 ' for read, ' 0 ' for write). The AAT1142 is a write-only device and this bit must be set low when communicating with the AAT1142. The Acknowledge bit (ACK) is set to low by the AAT1142 slave to acknowledge receipt of the address.


Figure 2: AAT1142 Graphical Output Voltage Programming Map.


Figure 3: $\mathbf{I}^{2} \mathrm{C}$ Start and Stop Conditions.
START: A High "1" to Low "0" Transition on the SDA Line While SCL is High " 1 " STOP: A Low "0" to High "1" Transition on the SDA Line While SCL is High "1"


Figure 4: $\mathrm{I}^{2} \mathrm{C}$ Address Bit Map;
7-bit Slave Address (A6-A0), 1-bit Read/Write (R/W), 1-bit Acknowledge (ACK).

## I ${ }^{2}$ C Data Bit Map

Figure 5 illustrates the data bit format. The 8-bit data is always sent with the most significant bit first and is valid when SCL is high. The ACK bit is set low by the AAT1142 slave device to acknowledge receipt of the data.

## $\mathbf{I}^{2} \mathbf{C}$ Acknowledge Bit

The ACK bit is the ninth bit in the address and data byte. The master must first release the SDA line, and then the slave will pull the SDA line low. The AAT1142 sends a low bit to acknowledge receipt of each byte. This occurs during the ninth clock cycle of Address and Data transfers (see Figures 5 and 6).

## I $^{2} \mathrm{C}$ Software Protocol

An $I^{2} C$ master / slave data transfer, detailing the address and data bits, is shown in Figure 6. The programming sequence is as follows:

1. Send a start condition
2. Send the $I^{2} C$ slave address with the $R / W$ bit set low
3. Wait for acknowledge within the clock cycle
4. Send the data bits
5. Wait for acknowledge within the clock cycle
6. Send the stop condition

## $I^{2} \mathrm{C}$ Output Voltage Programming

The AAT1142 output voltage is programmed through the $\mathrm{I}^{2} \mathrm{C}$ interface according to Table 1 . The data register encoded on the SCL and SDA lines determines the output voltage set-point after initial start-up. Upon powerup and prior to $\mathrm{I}^{2} \mathrm{C}$ programming, the default output voltage is set to 1.8 V .


Figure 5: $\mathrm{I}^{2} \mathrm{C}$ Data Bit Map;
8-bit Data (D7-D0), 1-bit Acknowledge (ACK).


Figure 6: $\mathbf{I}^{2}$ C SCL, SDA Transfer Protocol Example;
7-bit Slave Address (A6-A0 = 0x14), 1-bit Read/Write (R/W = 0), 1-bit Acknowledge (ACK), 8-bit Data (D7-D0), 1-bit Acknowledge (ACK).

| Data Register | Data Bits |  |  |  |  |  |  |  | Output Voltage (V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 1 | X | X | 0 | 0 | 0 | 0 | 0 | 0 | 0.60 |
| 2 | X | X | 0 | 0 | 0 | 0 | 0 | 1 | 0.65 |
| 3 | X | X | 0 | 0 | 0 | 0 | 1 | 0 | 0.70 |
| 4 | X | X | 0 | 0 | 0 | 0 | 1 | 1 | 0.75 |
| 5 | X | X | 0 | 0 | 0 | 1 | 0 | 0 | 0.80 |
| 6 | X | X | 0 | 0 | 0 | 1 | 0 | 1 | 0.85 |
| 7 | X | X | 0 | 0 | 0 | 1 | 1 | 0 | 0.90 |
| 8 | X | X | 0 | 0 | 0 | 1 | 1 | 1 | 0.95 |
| 9 | X | X | 0 | 0 | 1 | 0 | 0 | 0 | 1.00 |
| 10 | X | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1.05 |
| 11 | X | X | 0 | 0 | 1 | 0 | 1 | 0 | 1.10 |
| 12 | X | X | 0 | 0 | 1 | 0 | 1 | 1 | 1.15 |
| 13 | X | X | 0 | 0 | 1 | 1 | 0 | 0 | 1.20 |
| 14 | X | X | 0 | 0 | 1 | 1 | 0 | 1 | 1.25 |
| 15 | X | X | 0 | 0 | 1 | 1 | 1 | 0 | 1.30 |
| 16 | X | X | 0 | 0 | 1 | 1 | 1 | 1 | 1.35 |
| 17 | X | X | 0 | 1 | 0 | 0 | 0 | 0 | 1.40 |
| 18 | X | X | 0 | 1 | 0 | 0 | 0 | 1 | 1.45 |
| 19 | X | X | 0 | 1 | 0 | 0 | 1 | 0 | 1.50 |
| 20 | X | X | 0 | 1 | 0 | 0 | 1 | 1 | 1.55 |
| 21 | X | X | 0 | 1 | 0 | 1 | 0 | 0 | 1.60 |
| 22 | X | X | 0 | 1 | 0 | 1 | 0 | 1 | 1.65 |
| 23 | X | X | 0 | 1 | 0 | 1 | 1 | 0 | 1.70 |
| 24 | X | X | 0 | 1 | 0 | 1 | 1 | 1 | 1.75 |
| 25 | X | X | 0 | 1 | 1 | 0 | 0 | 0 | 1.80 (default) |
| 26 | X | X | 0 | 1 | 1 | 0 | 0 | 1 | 1.85 |
| 27 | X | X | 0 | 1 | 1 | 0 | 1 | 0 | 1.90 |
| 28 | X | X | 0 | 1 | 1 | 0 | 1 | 1 | 1.95 |
| 29 | X | X | 0 | 1 | 1 | 1 | 0 | 0 | 2.00 |
| 30 | X | X | 0 | 1 | 1 | 1 | 0 | 1 | 2.00 |
| 31 | X | X | 0 | 1 | 1 | 1 | 1 | 0 | 2.00 |
| 32 | X | X | 0 | 1 | 1 | 1 | 1 | 1 | 2.00 |

Table 1: AAT1142 I ${ }^{2}$ C Output Voltage Programming Map ( $\mathrm{X}=$ don't care).

## $\mathbf{S}^{2}$ Cwire Serial Interface

AnalogicTech's $S^{2}$ Cwire serial interface is a proprietary high-speed single-wire interface. The $\mathrm{S}^{2} \mathrm{Cwire}$ interface records rising edges of the EN/SET input and decodes them into one of 32 registers which determines the output voltage, as shown in Table 2. Each state corresponds to an output voltage setting.
When using the $\mathrm{S}^{2} \mathrm{C}$ wire interface, both $\mathrm{I}^{2} \mathrm{C}$ inputs should be tied to the ground return. This disables the $I^{2} \mathrm{C}$ functionality.

## S²Cwire Serial Interface Timing

The $S^{2} C$ wire serial interface has flexible timing. Data can be clocked-in at speeds up to 1 MHz . After data has been submitted, EN/SET is held high to latch the data for a period $\mathrm{T}_{\text {Lat }}$. The output is subsequently changed to the predetermined voltage. When EN/SET is set low for a time greater than $\mathrm{T}_{\text {off, }}$ the AAT1142 is disabled. When disabled, the data register is reset to the default value.

## $\mathbf{S}^{2}$ Cwire Timing Diagram



| Rising Clock <br> Edges/Data <br> Register | Output <br> Voltage <br> $\mathbf{( V )}$ | Rising Clock <br> Edges/Data <br> Register | Output <br> Voltage <br> (V) |
| :---: | :---: | :---: | :---: |
| 1 | No change | 17 | 1.40 |
| 2 | 0.65 | 18 | 1.45 |
| 3 | 0.70 | 19 | 1.50 |
| 4 | 0.75 | 20 | 1.55 |
| 5 | 0.80 | 21 | 1.60 |
| 6 | 0.85 | 22 | 1.65 |
| 7 | 0.90 | 23 | 1.70 |
| 8 | 0.95 | 24 | 1.75 |
| 9 | 1.00 | 25 | 1.80 (default) |
| 10 | 1.05 | 26 | 1.85 |
| 11 | 1.10 | 27 | 1.90 |
| 12 | 1.15 | 28 | 1.95 |
| 13 | 1.20 | 29 | 2.00 |
| 14 | 1.25 | 30 | 2.00 |
| 15 | 1.30 | 31 | 2.00 |
| 16 | 1.35 | 32 | 2.00 |

Table 2: AAT1142 S²Cwire Output Voltage Programming Map.

## Component Selection

## Inductor Selection

The step-down converter uses peak current mode control with slope compensation to maintain stability for duty cycles greater than $50 \%$. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements. The internal slope compensation for the programmable AAT1142 is $0.61 \mathrm{~A} / \mu \mathrm{s}$. This equates to a slope compensation that is $75 \%$ of the inductor current down slope for a 1.8 V output and $2.2 \mu \mathrm{H}$ inductor.

$$
\mathrm{m}=\frac{0.75 \cdot \mathrm{~V}_{0}}{\mathrm{~L}}=\frac{0.75 \cdot 1.8 \mathrm{~V}}{2.2 \mu \mathrm{H}}=0.61 \frac{\mathrm{~A}}{\mu \mathrm{~s}}
$$

Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.

The $2.2 \mu \mathrm{H}$ CDRH2D14 series Sumida inductor has a $94 \mathrm{~m} \Omega$ DCR and a 1.5A DC current rating. At full 800 mA load, the inductor DC loss is 60 mW which gives a $4.8 \%$ loss in efficiency for an $800 \mathrm{~mA}, 1.0 \mathrm{~V}$ output.

## Input Capacitor

Select a $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ X7R or X5R ceramic capacitor for the input. To estimate the required input capacitor size, determine the acceptable input ripple level $\left(\mathrm{V}_{\mathrm{PP}}\right)$ and solve for C . The calculated value varies with input voltage and is a maximum when $\mathrm{V}_{\mathrm{IN}}$ is double the output voltage.

$$
\begin{aligned}
& C_{\text {IN }}=\frac{\frac{V_{0}}{V_{\text {IN }}} \cdot\left(1-\frac{V_{0}}{V_{\text {IN }}}\right)}{\left(\frac{V_{P P}}{I_{0}}-E S R\right) \cdot F_{S}} \\
& \frac{V_{0}}{V_{\text {IN }}} \cdot\left(1-\frac{V_{0}}{V_{\text {IN }}}\right)=\frac{1}{4} \text { for } V_{\text {IN }}=2 \cdot V_{\text {O }} \\
& \mathrm{C}_{\mathrm{IN}(\mathrm{M} \mid \mathrm{I})}=\frac{1}{\left(\frac{V_{P P}}{I_{0}}-E S R\right) \cdot 4 \cdot F_{S}}
\end{aligned}
$$

Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, the capacitance of a $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$, X5R ceramic capacitor with 5.0 V DC applied is actually about $6 \mu \mathrm{~F}$.

The maximum input capacitor RMS current is:

$$
I_{\text {RMS }}=I_{O} \cdot \sqrt{\frac{V_{0}}{V_{\text {IN }}} \cdot\left(1-\frac{V_{0}}{V_{\text {IN }}}\right)}
$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current.

$$
\sqrt{\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}}\right)}=\sqrt{\mathrm{D} \cdot(1-\mathrm{D})}=\sqrt{0.5^{2}}=\frac{1}{2}
$$

for $\mathrm{V}_{\mathrm{IN}}=2 \cdot \mathrm{~V}_{\mathrm{o}}$

$$
I_{\text {RMS(MAX) }}=\frac{I_{0}}{2}
$$

The term $\frac{V_{0}}{V_{\mathbb{N}}} \cdot\left(1-\frac{V_{0}}{V_{\mathbb{N}}}\right)$ appears in both the input voltage ripple and input capacitor RMS current equations and is a maximum when $\mathrm{V}_{\mathrm{o}}$ is twice $\mathrm{V}_{\mathrm{In}}$. This is why the input voltage ripple and the input capacitor RMS current ripple are a maximum at $50 \%$ duty cycle.

The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT1142. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.

Proper placement of the input capacitor (C1) is shown in the evaluation board layout in Figure 7.

A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result.

Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem.

In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic capacitor should be placed in parallel with the low ESR, ESL bypass ceramic capacitor. This dampens the high Q network and stabilizes the system.

## Output Capacitor

The output capacitor limits the output ripple and provides holdup during large load transitions. A $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ X5R or X7R ceramic capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple. A smaller capacitor may result in slightly increased no load output regulation and output ripple with input voltages above 5 V . This should be verified under actual operating conditions.

The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within two or three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$
C_{\text {OUT }}=\frac{3 \cdot \Delta L_{\text {LOAD }}}{V_{\text {DROOP }} \cdot F_{S}}
$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients.
The internal voltage loop compensation also limits the minimum output capacitor value to $4.7 \mu \mathrm{~F}$. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance will reduce the crossover frequency with greater phase margin.

## Thermal Calculations

There are three types of losses associated with the AAT1142 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the losses is given by:

$$
\begin{aligned}
\mathrm{P}_{\text {TOTAL }} & =\frac{\mathrm{I}_{\mathrm{O}}^{2} \cdot\left(\mathrm{R}_{\mathrm{DS}(O N) H} \cdot \mathrm{~V}_{\mathrm{O}}+\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \cdot\left[\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}\right]\right)}{\mathrm{V}_{\mathrm{IN}}} \\
& +\left(\mathrm{t}_{\mathrm{SW}} \cdot \mathrm{~F}_{\mathrm{S}} \cdot \mathrm{I}_{\mathrm{O}}+\mathrm{I}_{\mathrm{Q}}\right) \cdot \mathrm{V}_{\mathrm{IN}}
\end{aligned}
$$

$\mathrm{I}_{\mathrm{Q}}$ is the step-down converter quiescent current. The term $t_{s w}$ is used to estimate the full load step-down converter switching losses.
For the condition where the step-down converter is in dropout at $100 \%$ duty cycle, the total device dissipation reduces to:

$$
P_{\text {TOTAL }}=I_{0}{ }^{2} \cdot R_{\mathrm{DS}(\mathrm{ON}) H}+I_{\mathrm{Q}} \cdot V_{\mathbb{I N}}
$$

Since $\mathrm{R}_{\mathrm{DS}(0 \mathrm{~N})}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.
Given the total losses, the maximum junction temperature can be derived from the $\theta_{\mathrm{JA}}$ for the TSOPJW-12 package which is $160^{\circ} \mathrm{C} / \mathrm{W}$.

$$
\mathrm{T}_{\text {JMAX })}=\mathrm{P}_{\text {TOTAL }} \cdot \Theta_{\mathrm{JA}}+\mathrm{T}_{\text {AMB }}
$$

## Layout

The suggested PCB layout for the AAT1142 in a TSOPJW-12 package is shown in Figures 7 and 8. The following guidelines should be used to help ensure a proper layout.

1. The input capacitor (C2) should connect as closely as possible to VIN (Pin 12) and PGND (Pin 2).
2. C1 and L1 should be connected as closely as possible. The connection of L1 to the LX pin (Pin 1) should be as short as possible.
3. The feedback pin (Pin 7) should be separate from any power trace and connected close to the VOUT terminal. Sensing along a high-current load trace will degrade VOUT load regulation.
4. The resistance of the trace from the GND terminal to PGND (Pin 2) should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
5. Connect unused signal pins to ground to avoid unwanted noise coupling. When using $\mathrm{S}^{2} \mathrm{C}$ wire, connect SDA and SCL to ground to disable $\mathrm{I}^{2} \mathrm{C}$ functionality.
6. When using the TDFN33-12 package, connect the exposed paddle (EP) to the GND plane.


Figure 8: AAT1142 Evaluation Board Bottom Side Layout (TSOPJW-12 Package).

| Manufacturer | Part Number | Inductance ( $\boldsymbol{\mu H}$ ) | Max DC <br> Current (A) | DCR ( $\Omega$ ) | Size (mm) <br> $\mathbf{L x W} \mathbf{W H}$ | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sumida | CDRH3D16-2R2 | 2.2 | 1.20 | 0.072 | $3.8 \times 3.8 \times 1.8$ | Shielded |
| Sumida | CDRH2D14-2R2 | 2.2 | 1.50 | 0.094 | $3.2 \times 3.2 \times 1.55$ | Shielded |
| Taiyo Yuden | NR3010T2R2M | 2.2 | 1.10 | 0.095 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Taiyo Yuden | CBC3225T2R2MR | 2.2 | 1.13 | 0.080 | $3.2 \times 2.5 \times 2.5$ | Non-Shielded |

Table 3: Typical Surface Mount Inductors.

| Manufacturer | Part Number | Type | Value | Voltage | Temp. Co. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Murata | GRM188R60J106ME47D | Ceramic | 10 | 6.3 | X5R |
| Murata | GRM21BR60J106KE19L | Ceramic | 10 | 0603 |  |
| Murata | GRM188R60J475KE19D | Ceramic | 4.7 | 10 | X5R |
| Murata | GRM21BR61A475KA73L | Ceramic | 4.7 | 6805 |  |

Table 4: Surface Mount Capacitors.

## Ordering Information

| Package | Marking $^{1}$ | Part Number (Tape and Reel) ${ }^{2}$ |
| :---: | :---: | :---: |
| TSOPJW-12 | RIXYY | AAT1142ITP-1.8-T13 |
| TDFN33-12 |  | AAT1142IWP-1.8-T13 |

All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/aboutus/quality.php.

## Package Information

TSOPJW-12


All dimensions in millimeters.

[^3]
## TDFN33-12 ${ }^{1}$



Top View


Bottom View


Detail "A"


Side View

1. The leadless package family, which includes QFN, TQFN, DFN, TDFN and STDFN, has exposed copper (unplated) at the end of the lead terminals due to the manufacturing process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.

Advanced Analogic Technologies, Inc.
© Advanced Analogic Technologies, Inc.





 brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.


[^0]:    1. VIN and PVIN are tied together in the TSOPJW-12 package.
[^1]:     specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.
    2. Mounted on an FR4 board.
    3. Derate $6.25 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$
    4. Derate $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

[^2]:     tion with statistical process controls.

[^3]:    1. $\mathrm{XYY}=$ assembly and date code.
    2. Sample stock is generally held on part numbers listed in BOLD.
    3. Available exclusively outside of the United States and its territories.
